15th ECMWF Workshop



Findings from real petascale computer systems with meteorological applications

Toshiyuki Shimizu

Next Generation Technical Computing Unit FUJITSU LIMITED

October 2nd, 2012

Outline



Introduction of Fujitsu petascale supercomputer architecture and software environment

- K computer and FX10 performance evaluations
 New features and their performance efficiency improvements
 Performance evaluation of hybrid execution using VISIMPACT
- Challenges towards Exascale computing





Introduction of Fujitsu petascale supercomputer architecture and software environment

Massively parallel computing product



- Single CPU / node architecture for multicore CPU
 - FX1(4 cores) \rightarrow K(8 cores) \rightarrow FX10(16 cores)
 - High memory bandwidth balanced with CPU performance (8 DIMMs/node)
- Essential technologies for massively parallel computing environment
 - For high performance & multicore CPU
 - HPC-ACE ISA, Automatic hybrid parallelization
 - For higher scalability
 - HW support of collective communication, Direct network "Tofu"
 - Inherit application software assets



HPC-ACE architecture



SIMD and # of register extension

of floating point registers

•64bit double precision regs from 32 to 256

-can be used as 128bit x 128 sets of SIMD regs

Floating point operations

Scalar operations(256reg) SIMD operations(128reg)



SIMD register specifications

HPC-ACE	Intel (AVX)	Intel (KNC)	IBM (P7)	
128bit x 128	256bit x 16	512bit x 32	128bit x 64	

Memory access instructions

Scalar inst (256reg): 64bit load/store

SIMD inst (128reg): 128bit load/store

Support for listed data access

HPC-ACE	Intel (AVX)	Intel (KNC)	P7
Scalar inst. can be used	Supported from AVX2	Supported	None

Conditional SIMD inst.

•Mask generation, Conditional move, and store

Sector cache

Function

Cache ways are arbitrary divided into two sectors, 0 and 1. Special load inst. loads the data for sector 1.

Sector 1 usage examples:

- Stream data: Avoids replacement of ordinary data

- Frequently used data: Assure high hit rate for the data

sector 0	sector 1	
Ordinary data	Stream / freq. used data	

Mathematical calc. acceleration

Floating-point reciprocal approximations and trigonometric func. instructions



VISIMPACT (<u>Vi</u>rtual <u>Single Processor by Integrated</u> <u>Multi-core</u> <u>Parallel</u> <u>Archi</u>tecture) FUJITS

Pros. & cons. of hybrid parallel execution

Pros.

- Good scalability of processes (reduce communications by reducing the # of processes)
- Larger usable memory per process
- Efficient use of memory (smaller work area)
- Cons.
 - Programing is harder due to two level of parallelization
- VISIMPACT: automatic parallelization of MPI programs
- Sophisticated automatic parallelization originated from automatic vectorisation
- CPU inter-core barrier assists multithreaded parallel execution



Tofu interconnect



Mesh topology indicated by iatric

- Direct 6D mesh/torus topology (Max. 32x32x32x2x3x2)
 - Good scalability beyond 3D torus
 - High reliability and operability
 - Shorter average hop counts and higher bisection bandwidth
 - HW support of collective communication



System software stack



All components are maintained by Fujitsu (including OSS)
 Common user interface as x86 clusters and hybrid systems

Applications(R&D for highly parallel application, algorithms)

HPC Portal / System Management Portal

Technical Computing Suite

System management

- Management, control, monitoring, installation support
- Automatic recovery from the failure enables 24x 365 operation

Job operations

- High speed job invocation
- Efficient scheduler
- Rich center operation funcs

High-performance file system (FEFS)

- Lustre-based distributed file system
- High scalability (Thousands of IO server)
- 1TB/s class IO access performance

Collaborate w/ Whamcloud

Automatic parallelizing compiler

- Fortran, C, C++
- High level SMID parallel, multicore parallel executions

Math. Lib and tools

- Rich tools
- High performance libraries (SSL II/BLAS etc.)

Parallel lang. & comm. Lib.

- OpenMP, MPI(Open MPI), XPFortran
- Multicore and SIMD support

Linux based OS (Enhanced for FX10): low OS jitter

K computer / PRIMEHPC FX10 / X86 clusters



New features and their performance efficiency improvements on K computer and PRIMEHPC FX10

New features and evaluations



- Selected new features for this evaluations
 - # of register extension
 - Conditional SIMD
 - Floating-point reciprocal approximations
 - Evaluations
 - Contributions of performance efficiency improvements
 - Performance efficiency of large applications using K computer & FX10

of register extension

- Enhancement of SPARC V9 specification
 - # of integer regs from 32 to 64
 - # of DP FP regs from 32 to 256
 - Lower 32 registers work as SPARC-V9
 - Extended registers can be access from non-SIMD inst.
- Register extension reliefs the limitation for parallelization due to the shortage of registers
 - Large loops are efficiently parallelized and reduce spill/fill overhead



Conditional SIMD instructions



- Conditional branch (if clause) limits the performance
 - Limits instruction scheduling of compiler
 - Cancels instructions in the instruction pipelines
- Conditional SIMD instruction removes the conditional branches and software pipelining is widely applied



ECMWF WS 2012/10/2

Floating-point reciprocal approximations

- Divide and Sqrt reciprocal approximation instructions
 - Error of approx. < 1/256 calc. reciprocal approximations</p>
 - Divide and Sqrt are pipelined





Contributions of new features for efficiency improvements



FUITSU

Performance efficiency of real apps.



- Measured by petascale K computer and PRIMEHPC FX10
 - 6 out of 11 applications attain over 30% efficiency

Applications	# of Cores	Performance		System (Dook)	Efficiency of FX1
Applications		Efficiency	IPC	System (Peak)	
A *	98,304	30%	1.7	K(1.57PF)	8%
B *	98,304	41%	1.5		18%
C *	98,304	32%	1.3		5%
D *	98,304	27%	1.0		
E*	98,304	12%	0.6		
F *	98,304	52%	1.5		
G*	98,304	9%	0.7		
H*	20,480	3%	0.6	K(0.33PF)	
I *	32,768	23%	0.9	K(0.52PF)	
J*	98,304	40%	1.5	K(1.57PF)	
К	6,144	30%	1.6	FX10(0.1PF)	15%

* Measured by K computer: Results are from trial use & not the final.



Performance evaluation of hybrid execution using VISIMPACT on K computer and PRIMEHPC FX10

Survey of hybrid execution on FX10



- The fastest combination (✓) varies on applications
- Hybrid parallelization reduces load imbalance & comm. time

Applic	Programing	# of processes x # of threads		reads	Notes		
ations	model	16P1T	8P2T	4P4T	2P8T	1P16T	NOLES
1	MPI *	R	educe		~		Load imbalance
2	MPI+OpenMP	load imbalance		~	Load imbalance		
3	MPI	~					Thread size is small
NPB.CG	MPI	Reduce comm. time 🔰 🖌		> /	Communication time, shared cache		
NPB.LU	MPI	~					Thread size is small, cache line conf.
6	MPI+OpenMP				~		Communication time
7	MPI+OpenMP		~				Load imbalance, communication time
8	MPI *			~			Load imbalance, communication time
9	MPI+OpenMP			~			Load imbalance, thread ratio
10	MPI *	Reduce comm. time 🔰 🖌		> /	Communication time		
11	MPI+OpenMP		~				Thread ratio, communication time

MPI * : Hint directives for thread parallelization are used

Evaluations with practical meteorological apps. Fujitsu

- WRF and COSMO were evaluated as operational weather forecasting codes
- Both are regional models, but have different computational characteristics
 - "IO Quilting" mechanism is used for WRF.
 - COSMO is memory intensive.
 - WRF is thread-parallelized by OpenMP, but COSMO is not.
- Key topics
 - Hybrid parallel execution
 - Load imbalance between processes & threads

Advantage of hybrid parallelization on FX10 Fujitsu

WRF V3.<u>3.1</u>



Difference of Node Scalability

(WRF V3.3.1, 1200x700x45 grids, by courtesy of CWB)

- Single thread spends much cost for communication
- The cost includes load imbalance between processes
 - Load imbalance ratio[†] of 1x1536 configuration reached to 21%, while 9.8% for 16x96
 - *Load imbalance between threads in a process is included in the calculation time.

Reducing processes saves the cost and contributes much to node scalability

+:LoadImbalanceRatio = (MaxCalculationTime + AvgCalculationTime) - 1

Automatic thread-parallelization on FX10



COSMO-DE(RAPS 5.0)

Sustained Performance & Efficiency



Effective B/F Ratio & Memory BW



(COSMO RAPS 5.0, 421x461x50 grids)

COSMO-DE is a single-threaded, memory intensive application

- VISIMPACT parallelizes with threads and improves performance when cores are increased
 - Thread parallelization reduces effective byte/flop ratio and utilizes memory bandwidth
 - For 384 cores, load imbalance ratio[†] was mitigated from 15% to 7.9%.

 $\texttt{t}: LoadImbalanceRatio = (MaxCalculationTime \div AvgCalculationTime) - 1$

Memory usage of hybrid parallelized meteorological apps.

Varying hybrid execution conditions on 96,192-node FX10
 Memory usage is reduced by increasing the # of threads



Summary of hybrid execution on VISIMPACT F



- Hybrid parallelization with VISIMPACT leads good scalability by reducing load imbalance, communication cost, memory usage, and memory bandwidth requirement
- For further optimization
 - Load balancing between processes and between threads in a process
 - Controlling the effect of IO processes



Challenges towards Exascale computing

Approach toward exascale

- Fujitsu is developing a 100 Petaflops capable system as a midterm goal
- Participates two consecutive national projects for exascale
 - Fujitsu contributed to develop the whitepaper
 - "Report on Strategic Direction/Development of HPC in Japan"
 - Fujitsu has started two-year feasibility study to set the goal & schedule since July 2012



Summary



- K computer and PRIMEHPC FX10 introduced new features
 Original high performance CPU and a direct network interconnect Tofu
 HPC-ACE & VISIMPACT for massively parallel environment
 - Evaluations of real applications on K computer and FX10
 - High performance efficiency
 - Hybrid parallelization with VISIMPACT leads good scalability by reducing load imbalance, communication cost, memory usage, and memory bandwidth: all of these features are essential for the future

Research and develop technologies for exascale step-by-step
 100PF capable supercomputer development is on the way
 Feasibility study has started



shaping tomorrow with you

ECMWF WS 2012/10/2