NEC

NEC HPC Strategy and Products

31 October 2006 Toshiyuki Furui NEC Corporation



Contents

NEC's HPC Activity

NEC's HPC Strategy and Products

Toward the Future of HPC







Supercomputer Performance Gains



No.1 Vector Supercomputer in the World



- University of Stuttgart/HLRS (Germany)
- CNRS/IDRIS (France)
- Swiss Center for Scientific Computing (Switzerland)
- Aerospace Laboratories (Netherlands, Germany, France, Italy)

- Meteorological Research Institute JMA
- Central Research Institute of Electric Power Industry
- Japan Aerospace Exploration Agency
- Toyota Central R&D Labs,. Inc.
- Nissan Motors

- Bureau of Meteorology / CSIRO (Australia)
- Korea Institute of Science, Technology and Information (Korea)
- Meteorological Services of Singapore (Singapore)
- National Institute for Space Research (Brazil)

SX Series in Weather/Climate Community



© NEC Corporation 2006

Contents

NEC's HPC Activity

NEC's HPC Strategy and Products

Toward the Future of HPC



NEC's Computer Product Strategy

Leveraging two key technologies: High performance technology and Highly reliability technology



NEC's Strategy on HPC

SX: Vector supercomputer based HPC system

- Overwhelming sustained performance and high reliability with NEC original cutting edge technologies
- Ever-increasing per Core(CPU) performance
- Seamless connection with other servers

Right platform for right application, which best fits the customers' needs

- 🔸 SX
- 4 SX+Scalar
- 4 Scalar
 - IPF scalar server
 - 4 PC cluster

Integrated NEC HPC solution

NEC's HPC Products Lineup



SX Innovation



© NEC Corporation 2006

1. World's fastest vector supercomputer with maximum performance of 144 TFLOPS

- Very large scale : Up to 512 nodes, 4,096 CPUs
- Very large memory / memory bandwidth: 256TB / 288TB/s
- High speed data transfer between nodes : 8TB/s in total

2. High-density packaging with state-of-the-art technology

- Single-chip vector processor with 35.2GFLOPS performance
- Leading-edge CMOS technology with 90-nanometer process /copper interconnects
- Single-module node with 281.6GFLOPS performance

3. Enhanced SUPER-UX / Tuned applications

- Proven operating system for SX series enhanced to expand scalability
- A lot of ISV application programs tuned for SX series available

SX-8R Enhancement

Vector adder and multiplier doubled

- SX-8 : (Multiply + Add) x 4pipes x 2GHz = 16GF
- SX-8R: (Multiply + Add) x 2sets x 4pipes x 2.2GHz = 35.2GF
- Memory capacity is doubled
 - SX-8 SX-8R

 - 64GB i 128GB/node (FCRAM)

Clock-up

2.2GHz (10% up) note: ONLY FOR DDR2 models

FCRAM model's clock cycle remains with 2GHz.

Comparison of CPUs (SX-8, SX-8R)



Note: One vector instruction occupies one vector pipeline on SX-8R. e.g.) The peak performance of one VFAD (vector FP add) Op. is 8.8GFLOPS

SX-8R Single Node Module (DDR2 model)

- Up to 8 CPUs/node CPU - Peak Vector Performance(PVP): 35.2 GFLOPS/CPU 281.6 GFLOPS/node Symmetric multiprocessing (SMP) Large Capacity Memory - Up to 256GB Ultra-high memory bandwidth - 70.4GB/s per CPU - Total 563.2GB/s per node Large I/O throughput CPL
 - 12.8GB/s per node

CPU

MM

I/O

I/O

CPU

I/O

Node Module

to IXS

Memory

Large Scale Multi Node System

High speed processing of large data with high performance single node, large number of nodes, and high speed interconnects among nodes



IPF Server Roadmap



Platform for PC Cluster

Enable to choose Optimized server depending on usage and budget



Express5800/T220Rc-1(Opteron) Express5800/T120Rb-1(Xeon)

Xeon Blade

Express5800/100 series, Opteron server

Cost performance Opteron/Xeon server

Good price/performance ratio. More memory slots achieve system cost reduction.

Express5800/BladeServer

High density & Cost performance Xeon blade

Higher density than competitors. PCI slots achieve expandability.

3 200		



U can change.

Express5800/120Ba

Contents

NEC's HPC Activity

NEC's HPC Strategy and Products

Toward the Future of HPC



Processor Architecture



© NEC Corporation 2006

Performance acceleration trend

Processor core architecture



Trend of Processor Multi core Chip

HPC Processors will take in Vector units on the CPU die.



© NEC Corporation 2006

Core Technologies for Future Supercomputer









>10,000CPU >1 Petabyte

Software

Selection of the suitable platform by applications

Realize high sustained performance for various applications Power density will go up like Nuclear Reactor.

Low Power consumption and cooling technology will be required. Transfer speed between LSIs will influence the sustained performance

Optical Transmission Technology between LSIs will be required.



•Super large data handling

NEC continues to supply best product to customers through the ceaseless quest for technology and by Being a quality leader in the world

Thank you !!



